Abstract A low complexity multiuser detection (MUD) technique, the Adaptive Duplicated Filters and Interference Canceller (ADIC) (patent pending), is proposed in the DS-CDMA context. Of particular interest is the use of adaptive filters block (AFB) dedicated to each user with its respective input signals independent from other users' contributions. The AFBs are mixed with interference canceller block in a cascade arrangement. As shown in this paper, this MUD can outperform the Decision Feedback Soft MultiStage Interference Canceller (DF-Soft-MPIC) MUD with complexity reduction by a factor of 4 to 8 for the data payload throughput from 64 kbps to 384 kbps, respectively. In addition to performance and algorithmic description of the proposed MUD method, a VLSI implementation strategy and hardware resources evaluation are investigated; permitting to estimate the maximum number of users in FPGA devices with respect to WCDMA constraints. The present work proposes a low complexity MUD wherein an interesting trade-off between performance and implementation complexity is described.
the maximum likelihood sequence detector (MLSD). Unfortunately, this optimal MUD is prohibitively complex for real-time implementation; its complexity increases exponentially with the number of users. Therefore, over the last two decades, research in this area has focused on several uplink sub-optimal MUD solutions [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] whose design objective is to reach a good tradeoff between performance and complexity: (1) to combat MAI and ISI in order to reliably detect information data of possibly a larger number of active users; while (2) maintaining a complexity permitting a real-time implementation for this maximum number of users. This implementation complexity issue explains the reason why the Rake receiver is still present in 3G base stations [4] . Indeed, even though many sub-optimal MUD methods have been proposed, most of these techniques show high computational complexity and can not be feasible in real-time on commercial baseband processors used in the BS. Nevertheless, some work has been conducted regarding real-time implementation aspect of MUDs [16, 24] .
One possible classification of these sub-optimum MUD methods is to assign them to one of the two major classes with respect to whether or not channel estimates are required. Namely, direct methods require channel estimates in terms of channel's attenuations and delays to perform the detection process [6] [7] [8] [9] . On the other hand, indirect techniques resort to some adaptive process to design the receiver using the possibly available training information [10] [11] [12] [13] . To improve the performance-complexity tradeoff, MUD methods based on direct and indirect process are proposed [14] (patented).
Owing to their reduced computational complexity, the indirect (adaptive) technique [10] [11] [12] [13] will take the major part of this paper. The computational complexity saving inherent in most adaptive methods, such as LMS or other techniques [13, 28, 29] , stems from simple multiplication-addition operations wherein matrix manipulations (matrix-matrix, matrix-vector multiplications and/or matrix inversion etc.) are not usually involved. This approach supports VLSI implementation techniques such as pipelining (e.g. [30] ) to maximize the number of users in a single device. Matrix manipulations cost become more expensive in time varying channels wherein the channel attenuations' variations dictate the frequency of the MUD's parameter (correlation matrices for MAI suppression in parallel interference cancellation techniques for instance) update [4] .
In [4] , J. G. Andrews addresses uplink MUD methods based on Interference Cancellation (IC) as the best solution for the DS-CDMA uplink problems. Given previously estimated symbols, this direct approach aims at regenerating the interferences and reconstructing the contributions of each user by subtracting in turn these interferences from the received signal; resulting in refined contributions from which new symbols estimates are deduced. This process is carried for a limited but sufficient number of iterations (stages). There are two main IC structures, namely: (1) The Multistage Parallel IC (MPIC) which makes the interferences cancellation of each user in parallel through several stages [7, 9] ; (2) The Successive IC-SIC, which cancels the interferences successively from the least corrupted user to the most damaged one [6] [7] [8] . In both cases, a soft decision can be computed at the output of every stage so that a more accurate symbol detection is taken-Soft-MPIC. Depending on the transmission conditions, one technique may outperform the other [7] . It is worth mentioning at the current stage that interference cancellation can be made at the bit rate with the use of auto-correlation codes matrix, for better performance, or at chip rate, for a complexity efficiency. These IC MUD methods based on autocorrelation codes matrix shows excellent performances in combating MAI at the expense of a huge complexity. For acceptable complexity level most works do not use autocorrelation matrix [4] wherein works on their VLSI implementation appears in [17] [18] [19] [20] [21] [22] . In comparison to the conventional Rake receiver, Hagerman and al. showed in [18] the uplink capacity improvement for WCDMA when using a MPIC: a 40% system-level increase has been found in typical urban environment for a voice transmission (12.2 kbps). Authors estimated that this MUD is 5 times more complex than Rake receiver, doubling the total receiver complexity. This increasing receiver complexity represents the principal constraint to deploy the MUD technology on commercial BS networks. Complexity reduction with respect to high performance represents the goal of proposed MUD solution.
This paper presents an Adaptive Duplicated Filters and Interference Canceller (ADIC) based on a mixed directindirect adaptive filtering approach for MUD design. This approach consists of creating synthesized training signals based on the known channel parameters given in turn by the channel estimator (e.g. Correlator [26, 27] ). These synthesized training signals can be generated at the receiver to adapt the filter coefficients following indirect adaptation method. ADIC is a multistage detector wherein each stage comprises a bank of filters followed by an IC. Using an appropriate adaptation rule (LMS using adaptive step size, e.g. [29] ) the filter bank's coefficients are obtained using a synthesized training signal. To maintain a pipeline implementation structure by preserving a low data dependency, a non feedback structure has been applied to ADIC MUD to obtain the expected performance. This pipeline structure propriety has been fully exploited in the presented VLSI implementation strategy (e.g. [30] ).
The paper is organized as follows; in Section 2 a DS-CDMA signal model is presented. This model takes into account both traffic and pilot signal transmissions. Section 3 is devoted to describe in details the proposed MUD, ADIC. In Section 4, a VLSI implementation strategy of ADIC MUD is describes. Performance and complexity comparisons between ADIC and the Decision Feedback Soft MPIC (DF-Soft-MPIC) MUD and hardware resource evaluation to implement ADIC MUD method in FPGA are postponed to Section 5, while Section 6 draws some brief conclusions.
DS-CDMA Signal Model
Consider an uplink data transmission from K mobile units to a base station. To simplify the notation, we consider one receiving antenna. The kth user's transmitted baseband signal, vehiculing the information sequence b k n ½ f g N n¼1 with k=1,2,...,K, can be written as
where N is the number of symbols, A k the signal gain and
is assumed to belong to S such that S={±1}, for BPSK signals. d k (t;n) is the spreading (scrambling) sequence for the nth symbol given by
here N c ≜T =T c determines the spreading factor (processing gain) with T c the chip period, c k;' n ½ is the ℓth element of the spreading sequence for the nth symbol where
is a unit energy pulse shaping filter, possibly a raised cosine filter. We define h k (t; n) to be the kth user' multipath channel corresponding to the nth symbol as
where P k is the number of paths, h k,p [n] the pth path's complex amplitude (attenuation), τ k,p the pth path's propagation delay and δ(t) the Dirac impulse function.
From (1) and (3) the total received signal for the nth symbol at the base station including the pilot-transmission signal, r k;p t À t k;p ; n À Á , is
where η(t; n) denotes the additive white Gaussian noise (AWGN) with zero mean and double side spectral density of N 0 /2. The pilot-transmission signal undergoes the same multipath channel as the information traffic bearing signal
with Θ k (t; n) is the effective code h k (t; n) ⊗d k (t; n). ⊗ is the temporal convolution between the kth user's spreading waveform (2) at symbol instant n and the multipath channel (3).
ADIC Method
Each stage of the proposed multistage MUD, named ADIC (Adaptive Duplicated filters Interference Canceller; patent pending), see Fig. 1 , consists of two distinct blocks: the adaptive filters block (AFB) and the interference canceller block (ICB). Of particular novelty is the use of adaptive filters (AFB) per user. Once adapted, the AFB is duplicated over the rest of stages reducing considerably the implementation complexity: all the stages of the same user share the same AFB, designed to combat both MAI and ISI. For an effective MAI and ISI cancellation, ICB is used in a cascade arrangement (see Fig. 1 ). This block regenerates all or part of the users' contributions using the AFB outputs. Once the interference cancellation is performed over the received signal, the interference-free signal per user is fed to the next AFB stage. As regards the AFB, two operational phases are considered, namely the adaptation phase wherein the filters' coefficients are adapted, and the detection phase involving ICB. , the K estimated signals obtained from the previous stage s-1 if s≠1. These inputs are sampled at a chip rate (1/T c ). The AFB's outputs are estimates of the traffic symbols (1/T) denoted bŷ
. For a given user k, in order to describe the AFB operations, we adopt a vectorial representation of the AFB' estimated inputŷ k;sÀ1 t; n ð Þ È É N n¼1 from stage s-1, as
This vectorial representation corresponds to the simplest structure. For achieving such structure, one can consider one filter per path wherein each filter input is synchronized with an appropriate path delay, with N w the vector dimension of the filter coefficients w k as dim(w k )=N w ×1 and t k being a given path delay of the kth user's channel.
In the sth stage of the kth user, the corresponding raw AFB's output is
while the final output
wherein the kth user's filter coefficients in a vector form is
is a decision function, for example, the signum function in case of a hard decision function, or a tangent-hyperbolic or any other relevant function for a soft decision function (e.g. [6] ). The final outputs depending to s corresponding to the estimate of the traffic information symbols are given by
In the first stage, a tangent-hyperbolic function can be used. Such a function would softly limit the estimated information (binary) to within the pre-assumed safe dynamics. On the other hand at the last N s stage, a hard decision is made. However, to delimit the flip-flop effect [6] , for s=1,2,...,N s , a decision function operates on the current and the previous filter outputs, namely,b k;s n ½ andb k;sÀ1 n ½ from (8) . In fact, the outcome from signb k;sÀ1 n
If the outcome is + 1 or −1, this means that both the sth and (s-1)th stages agree that + 1 or −1 has been transmitted, respectively. On the other hand, a 0 outcome signals a flip-flop phenomena and the hard estimates are not involved in the ICB in the sth stage procedure (the related interference is not constructed nor eliminated which prevents an erroneous decision from propagating to the next (s+1)th stage. Applying the tangent-hyperbolic function on signb k;sÀ1 n ½ À Á þ signb k;s n ½ À Á À Á 2 reduces to multiplying by 0.75, since tanh(±1)⋍ ±0.75. It is important to note that, if this decision function permits to improve interference cancellation performances at each stage, it also reduces the methods complexity by avoiding tangent-hyperbolic function calculations.
is the ICB inputs, Fig. 1 . For a given stage s, the first role of the ICB is to construct the kth user's contribution z k,s (t; n) using
This process is identical to (5) . Unlike in (5),Â k ,ĥ k;p n ½ and the delays b t k;p , for k=1,2,...,K and p=1,...,P k , are provided by a channel estimator, possibly a Correlator [27] or more performed method [26] . Accordingly, the total contribution from all the K users is given by the summation of all the users' contributions, such that:
Therefore, the kth user's interference can be deduced as:
The next stage (s+1) input is built using the received signal (4) and the pre-estimated interference aŝ
constitute the estimates of the received spread spectrum signals, essentially free from MAI and ISI.
Adaptation Phase
This phase consists of computing the filter coefficients w k for k=1,2,...,K, on the basis of one filter per user. Upon convergence, w k represents to some extent the inverse of effective codes, Θ k (t; n) (5). Of interest is the fact that w k is aimed to be much shorter than Θ k (t; n) which saves considerable computation complexity. The adaptation phase is applied in the first stage only to compute the filter coefficients. These coefficients are duplicated on the next stage reducing considerably the adaptation complexity of the MUD.
Before describing the coefficient adaptation process, we need to construct a training data, Fig. 2 . Indeed, for our method, existing commercial DS-CDMA systems (WCDMA and cdma2000) do not give access to pre-known or training data [2] -with the exception of pilot bits-in order to adjust the filter coefficients. It is important to note that, to assure the convergence, the filters need more than the already-available pilot bits to track channel variations as in fast fading context. Therefore, we may resort to synthesizing such training data along with a received signal using the estimated channel impulse response as follow [14] (patented):
1. randomly (or using a given distribution), we draws some training symbols b In fact, the training data are synthesized using the channel model, we have replaced the real sample index n (Section 2) by n′ to show synthetics sampling which have no constraint or dependence on the real time of transmitted data. As shown in (13) In the short-code WCDMA context, the traffic spreading sequence-chip-by-chip multiplied scrambling and OVSF (Orthogonal Variable Spreading Factor) channelization codes-is 256 chips long [2] . In WCDMA, the spreading factors N c or OVSF of 16, 8 and 4 correspond to the payload data throughput of 64, 144 and 384 kbps, respectively. Therefore we consider N nc =256/N c effective codes; this holds assuming that the channel is constant during one pilot symbol duration. Hence, for each user k, w k [n′] consists of N nc sub-filters, each aims to represent a short version of an inverse of the effective code. At first, we consider N SF =2N c to be the length of each sub-filter, which yields a total filter length of N w =N nc N SF . So one can write
where w k,v [n′] is the sub-filter corresponding to the n'th training symbols, with 1 < v ≜ mod n 0 ; N nc À Á N nc , mod(⋅) represents the modulo operator. The above specialization to short-code WCDMA signaling is extended to y synth k t; n 0 À Á , which is considered in a vector form as Coefficient adaptation can be implemented using many adaptive techniques (e.g. [28] ). Set membership normalized LMS (SM-NLMS) possesses a good performance-complexity trade-off, at a convergence speed superior to the mother technique, NLMS [29] . The SM-NLMS algorithm has been considered in DS-CDMA context for multiuser detection [16] , for channel estimation [17] and in order to estimate the interference power [13] . Of importance is the incorporation of a self adapting mechanism for the step-size, the adaptation, for a given user k, is described by
wherein e k,v [n′] is the error for the n'th bit at the vth sub-filter output, μ k,v [n′] is dynamically conditional to a preset value of λ. Notice that (18) establishes two facts: (1) the term 
Thus only one scalar division is used to update the vector of coefficients. As we can explain in next section, this division is not applied at each update to save hardware resources.
Finally, after convergence of the filter coefficients, 
Implementation Description
In WCDMA, the received signal, y(t), is composed of 4×10 ms-frames per block to compute the block error rate after decoding. Each 10 ms-frame has 38400 chips. These frames are divided in 15 slots of 38400/15=2,560 chips. Their duration is 10 s/15≈667 μs. Figure 3 shows the block diagram of ADIC MUD method. Three phases are used to estimate the transmitted data from K users, k=1,...,K:
& The channel estimation provides all channel amplitudes, h k t; n ð Þ, and delays propagation, b t k , necessary to the ADIC adaptation phase. The channel estimation is not the object of this paper; a Correlator can be used instead but other methods can be used to boost the MUD performance (e.g. [26] ); & During ADIC's adaptation phase, (13)- (18) , N s being the last stage.
These three phases are implemented to respect the timing constraint. We refer to [26] for implementation of channel estimation. As shown in Fig. 3 , the latency is two slots; at the third slot all phases work concurrently until the end of the received data.
Detection Phase
In this phase, we assume to have access to the filter coefficients, w k =w k [N synth ], computed from the previous adaptation phase. Figure 4 describes the procedure for ADIC detection phase for the k th user following pipeline structure composed of three processing elements (PE). Each PE is shown in Fig. 5 . We consider N s =3 stages; as shown in performance analysis with i q;n p ¼ q À 1 ð Þ N p þ n p , for q=1,2,...,Q and n p =1,2,...,N p .
In Fig. 4 , the detection filter block (FB)
Detection filter block consists in a PE presents in Fig. 5a . The spreading block (SB) PE executes the equation (22). This PE is described in Fig. 5b where the block B add1 consists of 5 parallel adders. 
Notice that on Figs. 4 to 7, vectors with indices i q , and not i q;n p , are considered in order to represent groups of N p data.
The 3D graph in Fig. 6 , shows the data flow of the ADIC detection structure as a function of PE, stages (s) and for the kth user, we have: (1) FB PEs share the same coefficient; (2) SB PEs share the same effective code; and (3) for the same stage s, ICB PEs share the sum in (23) for all users. Note that we repeat the same detection multistage structure for all users, event if signals are different. Fig. 7 , based on the graph data dependency in Fig. 6 , describes for the user k how the Q partitions are propagated in the detection structure, applying a pipeline process. The detection clock cycle, T d clk , is the same for each PE and is imposed by the slowest PE which depends to the considering N c : FB PE for N c =16 and SB for N c =8 and 4. The pipeline is full at q=3 and at s-2 to have an estimated data at each clock cycle. It results in the 16 first estimated symbols. Finally, the latency and the throughput are 7T 
Detection phase timing diagram in

Adaptation Phase
The adaptation phase consists on three operations as depicted in Fig. 8: (1) the effective code computation, b Θ k t; n ð Þ, for all K users, (2) the synthetic signal construction using (13) and (3) the coefficients' update using an adaptive method based on SM-NLMS [29] , to return w k (16)- (18) . Figure 8 presents the timing diagram for these operations. The coefficients' adaptation is divided in three other sub-operations each as a PE (Fig. 9): (1) the adaptation filter block (FB adapt ) to compute the equations (6)- (8), (2) (16) and (18) , and (3) the update block (UB) for (17) . Each of operators is executed by respective PE which have particular characteristics: Fig. 9a , computes separately real and imaginary parts of considering data. In order to reduce hardware resources, this same PE is multiplexed to realize: (1) the effective code computation, and (2) bits estimation [right side of (16) 
Simulation
Performance Results
Some experiments are conducted in a WCDMA environment. The simulation basic conditions are: pulse-shaping filter, y(t), using Raised cosine with a roll off factor of 0.22; «Vehicular A» channel with P k =P=6 paths; mobile speed of 3 km/h; carrier frequency of 2 GHz; one transmitting and one receiving antenna. Channel's amplitudes, h k,p , are estimated by a Correlator [27] and channel's delays estimation τ k,p are considered perfect. Note that the K pilot signals have been canceled at the receiver using a pilot cancellation process [14] . For the sake of reference and comparison, Rake and Decision Feedback Soft Multi- stage Interference Canceller (DF-Soft-MPIC) [3, 4] , using auto-correlation matrix with 5 stages, are included. Table 1 presents ADIC's parameters used for all simulations excepted if indicated in another way. Finally, in each simulation, 6000 data slots have been usually considered in order to generate satisfactory average raw bit error rate (BER) results. In our simulation, we consider that, for BER results under 5%, the decoder system following MUD is able to find the totality of transmitted data.
For N c =16 (Fig. 10a) and N c =8 (Fig. 10b) , the fifth stage of ADIC gives BER equivalent or better than DFSoft-MPIC. Performance-wise, ADIC MUD can be tailored to work with N s = 3 stages while maintaining good performance-complexity trade offs. It is worth mentioning that ADIC MUD provides the same results as the Rake at the first stage (N s =1). It is an important interesting point knowing that this Rake output results can be used for other applications inside the BS such as the power control.
According to the mobiles speed, Fig. 11 , MUD methods performances are degraded due to non-optimum performances of Correlator channel estimator. However ADIC is less sensitive than DF-Soft-MPIC. Indeed, more the speed increases, more the BER results of ADIC fourth stage is better than DF-Soft-MPIC fifth stage.
It is known that the commercial key component of MUD method consist to a low implementation complexity [4] to attain the desired performance. The adaptive approach proposed by ADIC make possible to fine tunes the performance-complexity tradeoff. The output sensitivity of ADIC and DF-Soft-MPIC methods with the periodicity to adapt the coefficients inside one time frame (1 frame=15 slots [2] ) has been studied. When we changed the adapt time period from one slot to 15 slots, a lost of 0.35 dB and 0.45 dB have been observed for ADIC and DF-Soft-MPIC, respectively. For DF-Soft-MPIC, calculations of Rake and its matrix of auto-correlation represent the adaptation phase, and (13)- (18) for ADIC. ADIC is here, still, less sensitive, to obtain the same results as the DF-Soft-MPIC with 15 adaptations per frame, ADIC used only 10 adaptations per frame. In pedestrian and fast speed mobile unit contexts, we   PE=1,2,3; s=1,2,3…N s ; and k=1,2,3 ,…,K. 1,k 2,1,k 3,1,k 1,2,k 2,2,k 3,2,k 3,1,k   1,1,k 2,1,k 3,1,k 1,2,k 2,2,k 3,2,k 3,1,k   1,1,k 2,1,k 3,1,k 1,2,k 2,2,k 3,2,k 3 
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(a) Figure 9 Hardware resources description for ADIC adaptation phase: a FB adapt PE, b ESBPE, and c UB PE.
can adapt the filter coefficients at each 15 slots and one slot, respectively.
Interest of the Proposed Adaptive Structure
To show the interest of ADIC adaptation phase structure and the use of SM-NLMS method has been studied to reduce the adaptation complexity and assure the convergence. For that, we introduced into simulations another adaptive MUD, AL-MMSE [10] , based on a NLMS adaptation. To assure a convergence at pedestrian condition, AL-MMSE adaptation need a long training sequence of size N synth =2400-5 times longer than ADIC one. AL-MMSE MUD adapts its K filters using the same received signal containing the K users contributions, contrary to ADIC which uses the user contribution corresponding to the filter considered (AB k in Fig. 2 ), in order to update each filter. Results, from two differently parameterized ADIC methods (λ=0.005 and 0.02), are presented in Fig. 12 . As explained before, λ represents the error value from which the update will not be carried out. AL-MMSE method with its long training sequence performs less than the ADIC second stage for a complexity much higher (because of the necessary training sequence size) than ADIC. Moreover, the use of SM-NLMS adaptive method, dependently of the selected value λ, also allows important calculation savings. Indeed, compared to NLMS which uses all (100%) the training data for coefficient update, the SM-NLMS uses, with λ=0.005, 65% and, with λ=0.02, 55% of the update sequence (Eq. (17)), which is equivalent respectively to ≈20 and ≈17 iterations per sub-filter instead of the 30 iterations; an economy favorable for hardware implementation. These updated reductions are observed constant on all E b0 range of Fig. 10 .
Complexity Analysis
In this section, we applied the approach used for a fair arithmetic complexity comparison, based on a complexity benchmark from a VLSI technology point of view such as FPGA and ASIC hardware implementation.
As a first step of the approach, it is necessary to compute the number of additions and multiplications. We consider the following parameters: N c the spreading factor, N h the maximum delay spread of the channel, P the number of path, N synth the number of adaptive symbols in ADIC and m the MPIC parameter permitting to take into account ISI in its correlation matrix,
e , Á d e being ceiling. Notice that these algorithms need a lot more additions than multiplication due to the presence of ±1 number in the algorithm execution. In our evaluation, we excluded the multiplication in presence of ±1 number. In order to make a fair arithmetic complexity comparison we use a unified framework for all these techniques by considering an elementary arithmetic unit used to realize an adder and a multiplier, the number of full adder (FA). In a VLSI technology, multiplication and addition operations have the same binary structure with a bit word-length adjusted to assure the precision needed. We consider that an addition requires N q FA and a multiplication N 2 q FA, N q being the number of bits needed to quantify each parameter of MUD studies.
At full-load BS receiver system, K=N c , the required number of FA for ADIC and DF-Soft-MPIC relative to the Rake receiver for N c =16, 8 and 4 is shown Fig. 13 . For all methods, there are considered 15 update (adaptation phase) per frame (each slot), N s =3 and N q =16-bits. This result reveals that DF-Soft-MPIC is 34 times more complex than the conventional Rake receiver while ADIC is only 4.0 to 6.8 times more complex. For K=N c , we can notice that ADIC presents a 4 to 8 complexity reduction compared to the DF-Soft-MPIC. ADIC presents a constant FA Rake ratio versus the number of simultaneously receive mobile users K.
Implementation Preliminary Results
In this section, we give some preliminary results about processing time and hardware resources estimation of the ADIC architecture described in previous section. Considering FPGA targeted technology integration, we drew each block architecture for detection ( 3N for adaptation and N s =3 for the detection. We evaluated ADIC in fixed-point bits and a word length of 16-bits is sufficient to keep the similar performances compare to floating-point with a lost of E b /N 0 inferior to 0.1dB. Assuming the pipeline implementation structure and that an addition and a multiplication operation can be respectively performed at a frequency of 200 MHz and 100 MHz [23] , Fig. 14 . 15) ; & The adaptation process is lower than detection's one.
Indeed, the two phases work in parallel, and share the same FPGA; & The detection needs 3 FB, 2 SB and 2 ICB per user; it needs lots of FPGA embedded multipliers and slices. So we had to economize hardware to implant adaptation phase. This hardware economy reflects on adaptation processing time.
The arithmetic operations represent the most important hardware resources need to materialize the pipeline structure of ADIC considering the lowest complexity of control units that the previous proposed MUD [23] . These resources are shown in Fig. 15 presenting the total number of 16-bits adders and 16-bits multipliers, with respect to Fig. 14. For N c =16, we need no more than 500 adders (7500 slices) in order to implement 16 users and 160 embedded multipliers are necessary. With these results and analysis of the required memory, and according to Virtex-II pro data sheet [25] , ADIC MUD in full load integrated into a Virtex-II pro XC2VP40 family, which contains 19 392 slices and 192 embedded multipliers, accepts more users compared to the results proposed in [23] .
From Fig. 15 , we observed the hardware constrain imposed by the N c =16 case and the low time consuming for detection phase. To decrease the hardware resources, a second detection structure has been proposed for 64 kbps with no impact for N c =8 and 4. The modifications consist to take advantage of the PE regularities to time-multiplex the data computations: (1) use only one multiplier in the spreading block (SB) PE (Fig. 5b) and (2) decrease the number of parallel adders in B add1 and B add2 (Fig. 5c) ; 3 parallel adders instead of 5 in the both case. Of course the time processing of detection phase increases but those modifications permit, as shown in Fig. 15 , to implement 16 users with 416 16-bits adders (6,240 slices) and 128 16-bits multipliers instead of 160 (20% reducing). In this case, a Virtex-II pro XC2VP30 family, which is constituted by 13,693 slices and 136 embedded multipliers, can be used to implement ADIC MUD for 64 kbps in full load.
Beyond the Arithmetic Complexity
Another important aspect to compare the implementation complexity is the algorithmic structure such as regularity, recursiveness, data flow, memory quantity and inherent parallelism-all qualities intrinsic to the non restrictive illustrative embodiments of the present invention. Figure 15 Total number of hardware arithmetic resources for ADIC: a adders and b multipliers for the proposed structure and a lower resources detection structure at N c =16.
In this study, these aspects have not been included to compare MUD methods. However, an obvious consideration can be observed with the decision feedback structure of MUD. Indeed, even if the decision feedback structure might have relatively the same complexity level, the main drawback is the lack of parallelism that can be exploited, especially for the MPIC caused by data dependencies. In fact, a DF-Soft-MPIC at instant n and for user k needs to wait for all users so that the kth user proceeds to detect the current data before processing its own data. Such a structure looses its parallelism to apply pipeline or parallel techniques and to become serial operation limited for sequential DSP implementation. Hence, the DF-Soft-MPIC will always be limited by the DSP clock speed to respect the computational time imposed by the 3GPP time frame. Noted that, the present invention do not use decision feedback structure to exploit the parallel implementation techniques.
When 3≤N s ≤5, it is worth mentioning that the ADIC can be optimized for a better performance-complexity trade-off. The performance represents the gains in dB saved to target a Bit Error Rate compared to the reference method and the complexity represents the implementation cost into VLSI technology such as DSP (Digital Signal Processor, FPGAField Programmable Gate Array, ASIC-Application Specific Integrated Circuit). Inherent to the illustrative embodiments of the present invention is a flexibility to tune the performance-complexity tradeoff based on the parameters such as N synth and N s . Compared to the most known technique, DF-Soft-MPIC, same performances in dB are obtained with less complexity in term of arithmetic implementations (see the results in the next section).
Conclusion
We proposed and investigated the performance and complexity of a new MUD based on adaptive filter block and interference canceller block in a cascade arrangement without the presence of decision feedback. It is known that the success key to commercially deploy the MUD in BS is to target a low complexity method offering the performances reach the soft multistage parallel interference canceller method (DF-Soft-MPIC). The adaptive duplicated filters and interference canceller (ADIC) proposed reaches this expectation. The AFB uses synthesized signals with the aid of the channel estimates to build a synthesized received signal per user. The latter is utilized as a training signal. The per-user-adaptation trend lowers the adaptation process complexity while the introduction of the ICB ensures, as the number of stages increases, interference free signals at the input of the next AFB. One short filter per user allows a considerable complexity reduction.
In addition, we have proposed a VLSI implementation strategy and hardware resources evaluation of ADIC MUD method. The presented implementation strategy takes into account the regularity of the algorithms, applying pipeline processes. Based on the arithmetic complexity, ADIC is 4 to 8 lower than the reference method, DF-Soft-MPIC. The evaluation of the hardware implementation and based on a pipeline strategy to take advantage of ADIC method, we noted that it is possible to implement in a Virtex-II pro XC2VP30 this MUD method at full-load base station receiver.
Future work will consist of exploiting ADIC method in to multi input multi output (MIMO) system and in orthogonal frequency-division multiple access (OFDMA) technologies always by respecting the performance-complexity trade-off.
